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When an ultrathin ~,5 nm! oxide is subjected to electrical stress, several soft-breakdown events can
occur prior to the final dielectric breakdown. After the occurrence of such failure events, the
current–voltage (I – V) characteristic corresponds to the superposition of highly conductive spots
and background conduction through the undegraded capacitor area. In this conduction regime, the
application of a low constant voltage gives rise to large leakage current fluctuations in the form of
random telegraph signal. Some of these fluctuations have been identified with ON/OFF switching
events of one or more local conduction spots, and not with a modulation of their conductance. The
experimental soft-breakdown I – V characteristics are shown to be better understood if the spot
conduction is considered to be locally limited by the silicon electrodes and not by the oxide.
© 1998 American Institute of Physics. @S0003-6951~98!01530-7#The integrity of the ultrathin gate oxides required by
ultralarge scale integrated metal-oxide semiconductor ~MOS!
technologies is one of the most important reliability issues
and therefore a better understanding of the involved failure
mechanisms is a major concern. It has been recently reported
that an intermediate conduction state between the direct tun-
neling and the final breakdown regime can be reached under
electrical stress.1,2 This state is referred to as B-mode SILC
~stress induced leakage current!, quasibreakdown or soft
breakdown ~SBD! indistinctly, and has been detected only in
ultrathin oxides ~,5 nm!. This new failure mechanism has
important consequences for the reliability of ultrathin oxides
because the oxide lifetime is overestimated if SBD is not
taken into account in wear out tests.1–3 Two main features of
this ‘‘partial’’ breakdown can be highlighted: ~i! during a
high-field stress, several SBD events can occur in a single
sample and this causes an apparent increase of the area in-
volved in the conduction ~a clear correlation between the
number of SBD events and the total current has been
demonstrated4!; and ~ii! the application of a low voltage after
the occurrence of SBD events leads to the observation of
large current fluctuations which have the appearance of a
random telegraph signal ~RTS!. RTS fluctuations occurring
in tunnel oxides have been the subject of considerable theo-
retical and experimental investigation.5–7 In general, these
fluctuations have been ascribed to changes of charge or con-
figuration of trap states exhibiting metastable behaviors. Al-
though these blocking mechanisms cannot be ruled out, it is
worth noting that we are dealing with a different conduction
regime than those previously referred, and therefore a direct
comparison of the switching characteristics is of relative
value. In both cases the fluctuations are local phenomenon.
In the present case, the current consists largely of local cur-
rent through the SBD spots, while in tunnel oxides the cur-
rent was mainly due to background tunneling over the entire
area of the capacitor. Besides, the analysis of the data leads
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teristic which is qualitatively different from those already
published because we consider that the conduction is locally
limited by the Si electrodes and not by the locally degraded
oxide path.
Our devices are polysilicon-gate MOS capacitors with
oxide thickness of 4.2 nm and area of 1.9531025 cm2 fab-
ricated on p(100)-type silicon substrates. Under high-field
negative-gate stress, different failure modes are detected as
relevant changes in the conduction properties. The I – V char-
acteristics corresponding to these successive failure modes
are shown in Fig. 1 together with that of a fresh sample.
From the beginning of the stress experiment, a continuous
increase of the current in the low-field region is recorded.
This degradation mode is known as SILC, it was first ob-
served by Olivo et al.,8 and has received much attention in
the recent literature.9 As the degradation proceeds, SBD
events of similar magnitude occur ~sudden changes in the
oxide conductance! which lead to an upward shift of the I – V
curve. Finally, an abrupt and stronger increase of the con-
ductance is identified as the final breakdown ~BD!. The I – V
curves with the SBD label are recorded after the occurrence
of one or more SBD events during the high-field stress. The
family of SBD curves are roughly parallel to each other in a
FIG. 1. Typical evolution of the I – V characteristic of a sample as the
degradation proceeds. The oxide thickness if 4.2 nm and the gate is nega-
tively biased. SILC, SBD, and BD refer to stress induced leakage current,
soft-breakdown, and breakdown, respectively.© 1998 American Institute of Physicsject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
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 This a ub to IP:log–log plot and can be labeled with an integer which cor-
responds to the number of SBD events ~the number of dif-
ferent conductive spots!. Actually, some authors have re-
ported experimental data showing that the total SBD current
is astonishingly proportional to the number of events.4 Opti-
cal inspection experiments have also confirmed the localized
nature of SBD injection and the existence of several conduc-
tive spots well correlated with the number of electrically de-
tected SBD events.10 At high voltages ~.5 V in Fig. 1! all
the curves of the SBD family merge into the fresh I – V char-
acteristic because the SBD mechanism is masked by the
oscillating11 Fowler–Nordheim tunneling current which
flows through the non damaged capacitor area.
If a low constant voltage is applied to the samples after
the occurrence of SBD events, RTS current fluctuations are
observed. Figure 2~a! shows the time evolution of the current
measured in the SBD regime at two fixed gate bias ~22.25 V
and 22.5 V! chosen to be sufficiently high to induce well
defined transitions and sufficiently low to prevent further
damage during the measurement. A change of the bias volt-
age often modifies the switching characteristics in an unpre-
dictable manner making rather difficult the study of the fluc-
tuations. Nevertheless, we have been able to isolate stable
discrete level transitions and our results indicate that the
fluctuations—at least for some particular fluctuators—
correspond to changes between the different curves of the
SBD family, i.e., to the complete ON/OFF switching of SBD
conduction spots. Figure 2~b! reproduces the currents dis-
played in Fig. 2~a!, replotted in terms of their relative ampli-
tudes a5(I2Im)/Im , Im being the minimum current mea-
sured for both applied voltages. Although a multilevel
fluctuation occurs, the curves exhibit a perfect coincidence in
the normalized main transition levels. Notice that the super-
position of the low conduction states at a50 is guaranteed
by construction in this normalized plot. On the contrary, the
almost perfect coincidence of the high conduction states at
FIG. 2. ~a! Fluctuations of the leakage current measured in the SBD regime
at 22.25 and 22.5 V. ~b! Comparison of the relative amplitudes of the
currents shown in ~a!. Im is the minimum current measured for each applied
voltage, Im(22.25 V)513.3 nA and Im(22.5 V)538.5 nA.
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tude of the transitions has the same voltage dependence as
the current. In other words, the fluctuation amplitude is pro-
portional to the current for this particular fluctuator, implying
that the same mechanism that controls the overall current, I,
also controls the incremental current represented by the fluc-
tuator. The simplest way ~though not the unique! to interpret
this result is to consider that the switching takes place be-
tween the I – V characteristics corresponding to two spots
and that the difference of conductance between the high and
low states is related to differences in the conducting areas. It
is worth mentioning that there are significant differences be-
tween these fluctuations and those considered by Farmer
et al.6 They observed that the mean amplitude of a two level
fluctuation varies inversely with diode area. This is under-
standable since their fluctuations occur upon the direct tun-
neling current. In our case, this effect is not seen, since the
current is always controlled by the conduction spots. More-
over, a modulation of the oxide conductance up to 10% has
been observed by Farmer et al.,6 and up to 30% by Anders-
son et al.,7 while in the SBD regime, the amplitude of the
fluctuations can be higher than the base current itself—see
Fig. 2~b!. This switching behavior is also confirmed by
ramped voltage measurements as shown in Fig. 3. In this
case one spot is always conducting while the other has an
intermittent ON/OFF behavior. This is quite different from
considering that there is only one spot modulating its con-
ductance due to a charge trapping-detrapping process. Al-
though rarely observed, the first open spot can exhibit a re-
versible behavior, becoming totally closed. However, this
situation is very unstable and the SBD spot immediately re-
appears if any stress condition is applied.
The I – V characteristics recorded immediately after the
occurrence of three successive SBD events detected during a
constant voltage stress are shown in Fig. 4. It is assumed that
the first curve corresponds to the first SBD spot (I1), the
second to the superposition of two spots (I11I2) and the
third to the three spots (I11I21I3), all conducting in paral-
lel. The same figure shows the relative values of the currents
associated to each spot referred to the first one, arbitrarily
taken as the reference current. At the lowest voltages, the
current ratios are voltage dependent, I2 and I3 being several
times larger than I1 . However, as the voltage increases, the
ratios become roughly constant indicating that both currents
FIG. 3. Switching events between two I – V characteristics in the SBD re-
gime. Solid line corresponds to the experimental results and dotted line is a
guide to the eye.
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 This a ub to IP:follow the same voltage law as I1 in nearly three decades of
current. The voltage at which this plateau appears is not the
same for all the samples and is strongly dependent on the
microstructural characteristic of the considered spots. Also,
the final value of the ratio is not unity ~values ranging from
0.2 to 4 have been found in different samples! as one would
expect for identical SBD spots as those found by Okada
et al.4 In any case, the fact that a flat plateau is found in all
the cases is full of physical significance since it indicates that
the voltage dependence of the current is roughly the same for
all the spots ~except in the low voltage region!. In our opin-
ion, one way to consistently explain this experimental result
is the assumption of an electrode limited injection mecha-
nism governing the current through locally transparent oxide
paths ~the SBD spots!. Otherwise, whichever the mechanism
responsible for the conduction through the oxide in these
spots was, one should reasonably expect a wide range of
variation in the I – V characteristic associated to different
spots. This variability is only observed at low voltages, while
a clear proportionality is found at higher bias as demon-
strated by the plateau shown in Fig. 4. In this regard, we are
thinking of current crowding effects caused by the extreme
funneling of the current lines to a very reduced area ~that of
the SBD spot! which has been estimated to be of the order of
10212– 10213 cm2.10,12 This could also explain the indepen-
dence of the SBD I – V characteristics on the oxide
thickness13 and on the oxidation conditions,14 as well as the
similarities with the final breakdown characteristic ~see Fig.
1 and Ref. 13!. A direct theoretical approach to model the
localized injection from and into the Si electrodes in a three-
dimensional to three-dimensional point-contact configuration
is rather difficult since none of the usual approximations:
thermal equilibrium, unidimensionality, and simple band dia-
grams would be applicable. However, we want to remark
that the voltage and temperature dependences which have
been previously attributed to oxide limited mechanisms are
also consistent with a silicon limited conduction. In this re-
gard, we can point out that the current voltage power law
found for the individual SBD spots,15 I(V)5aVb, is compat-
ible with a space charge current limited mechanism in the
silicon electrode. The actual values obtained for the exponent
(b'4.8) are within the range considered in the literature for
FIG. 4. I – V characteristics measured after the occurrence of three succes-
sive SBD events. I1 , I2 , and I3 are the currents of each individual spot
calculated assuming that the total current measured after each detected SBD
event during a constant voltage stress is the superposition of the currents
associated with the open spots. The current ratios I2 /I1 and I3 /I1 are also
depicted.
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centers.16 The final BD I – V characteristic can also be fitted
to a power law b'2, although a diodelike behavior which is
very similar to that of a direct metal-semiconductor contact
is found in the low-field region.
Several conduction models have been proposed to ex-
plain the SBD conduction: superposition of tunneling cur-
rents with series resistance,2 direct tunneling through a lo-
cally modified oxide barrier,17 and variable range hopping
conduction.15 However, all these models share the same idea:
they try to understand the full experimental I – V character-
istic assuming that the oxide limits the current in the whole
bias range. Our proposal is radically different because the
oxide is considered to be locally transparent above a certain
voltage ~this is consistent with a trap-assisted resonant tun-
neling picture18!, and the silicon is considered to locally limit
the current.
In summary, we have analyzed the current fluctuations
occurring in the SBD regime and we attributed them to ON-
OFF states of the conductive spots. Besides, the analysis of
the experimental data has led us to suggest that the SBD I – V
characteristic is locally controlled by the electrodes and not
by the locally degraded oxide path.
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